The duty cycle of the clock is corrected to be 50% by an open-loop full-digital duty cycle correction (DCC) circuit. Due to its open-loop and full-digital architecture, the DCC completes its operation in less than five clock cycles and can be turned off during power-down state without any concern about losing its information. The DCC has been implemented in a 0.35 mm CMOS process and the measured accuracy is AE 0.8% for AE 10% input clock duty error.
Introduction: By utilising both the rising and falling edges of the clock, the data transfer rate can be doubled from a system using only the rising edge of the clock [1, 2] . With this kind of clocking, the duty cycle of the clock is desired to be 50%. Otherwise the valid data window and thus the operable data rate are decreased. Even if the duty of the external clock is 50%, the duty of the internally buffered clock can be easily distorted due to the imperfections of the clock buffer, clock tree, and so on. To circumvent this problem, duty cycle correction (DCC) has been proposed where the duty error is detected by an analogue integrator [1] . But, since the DCC information is stored as analogue charge, it can be lost during the power-down state, resulting in long wake-up time. For fast wake-up, DCC must remain running even during the power-down state, increasing the power consumption. In order not to lose the information during the powerdown state, DCC control information must be stored as digital code and two approaches have been proposed so far: (i) two matched delay locked loops (DLL), each one locked to the rising and falling edge of the external clock, respectively, and an interpolator to generate a duty corrected clock by averaging the clocks from the two DLLs [2] , and (ii) two matched delay lines the delay sum of which is locked to one clock period and thus the delay of one delay line is half of the clock period [3] . For these digital DCC schemes, accuracy depends on the matching between the two delay lines and=or DLLs and they require a complicated control scheme and the additional power consumption due to DCC is likely to be substantial due to the closed loop architecture. In this Letter, an open-loop full-digital DCC circuit is described, which completes its operation in less than five clock cycles and can be turned off during the power-down state without concern about losing its information. The measured accuracy of the DCC is AE 0.8% for AE 10% input clock duty error. Fig. 1a . Thus, the output clock ClkOut has 50% duty cycle regardless of the input duty. Due to the open-loop architecture of the DCC, the DCC operation is completed within five clock cycles as illustrated in Fig. 2 which is the simulated waveform for the clock frequency of 600 MHz and 10% input duty error. For the delay line to find the falling edge of the input clock, the total delay of the delay line should be greater than the HIGH duration of the input clock. If the duty error and the cycle time of the input clock are specified to be AE10% and T min -T max , respectively, the total delay of the delay line should be larger than 0.6 Â T max . Since the duty correction is performed by interpolating two clocks the edges of which are spaced by the unit delay of the delay line, a smaller unit delay would give better accuracy of interpolation. With smaller unit delay, however, a larger number of delay cells are required to cover the same frequency range, meaning larger silicon area and power consumption. For the target frequency range of 250-600 MHz, the unit delay of t ¼ 170 ps has been found to be the optimum trade-off between the accuracy and silicon area=power consumption.
Experimental results:
The open-loop full-digital DCC has been implemented in a 0.35 mm CMOS. The DCC was evaluated for the clock frequency from 250 and 600 MHz with AE10% duty error at the input clock. The peak-to-peak jitter and the duty cycle error of the output clock are measured to be less than 65 ps and AE 0.8%, respectively, as shown in Figs. 3a and b. The waveform of the dutycycle corrected output clock is shown in Fig. 3c when the input clock frequency and duty cycle are 600 MHz and 40%, respectively. Conclusion: An open-loop full-digital DCC circuit has been implemented in a 0.35 mm CMOS process the measured accuracy of which is AE 0.8% for AE10% input clock duty error. Due to its open-loop and full-digital structure, the duty cycle of the clock can be corrected within five clock cycles and the DCC can be turned off during the power-down state without any concern about losing its information.
